05.13.05 - Elements and devices of computer technology and control systems

Course Guide

This course contributes to the requirements for the Degree of Candidate of Science in Computer Science.

# Table of Contents

1. Course Description
   1.1 Course overview
   1.2 Special features
   1.3 Course aims and objectives
   1.4 Learning outcomes
2. Course Lecturer, Contact Information
3. Prerequisites
4. Course Outline
   4.1 Course requirements
      4.1.1 Web-page of the course
      4.1.2 Required reading
      4.1.3 Course materials
      4.1.4 Required feedbacks
   4.2 Course Structure
   4.3 Time schedule of the course and course outline
5. Assessment
6. Attendance Policy
7. Required Course Participation
8. Facilities, Equipment and Software
   Annex 1 Example of Self-Study Assignment
   Annex 2 Example of Pre-Course Test Questions
   Annex 3 Outlines of Lab works
   Annex 4 Example of Final Oral Exam Questions
1. Course Description

This course contributes to the requirements for the Degree of Candidate of Science in Computer Science.

<table>
<thead>
<tr>
<th>Title of the Academic Program</th>
<th>Postgraduate Programs in English “Elements and devices of computer technology and control systems”</th>
</tr>
</thead>
<tbody>
<tr>
<td>Type of the course</td>
<td>core /mandatory</td>
</tr>
<tr>
<td>Course period</td>
<td>2 semesters</td>
</tr>
<tr>
<td></td>
<td>First semester: from October, the 1st to February, the 1st (18 weeks) Second semester: from February, the 1st to June, the 1st (18 weeks)</td>
</tr>
<tr>
<td>Study credits</td>
<td>6 ECTS credits</td>
</tr>
<tr>
<td>Duration</td>
<td>216 hours</td>
</tr>
<tr>
<td>Language of instruction</td>
<td>English</td>
</tr>
<tr>
<td>Academic requirements</td>
<td>- Master's Degree in Computer Science or equivalent (transcript of records),</td>
</tr>
<tr>
<td></td>
<td>- good command of English (certificate or other official document)</td>
</tr>
<tr>
<td></td>
<td><strong>Prerequisites:</strong></td>
</tr>
<tr>
<td></td>
<td>- Advanced knowledge of math, digital electronics, programming skills.</td>
</tr>
</tbody>
</table>
1.1 Course overview

«Elements and devices of computer technology and control systems» is a core course.

The course will advance graduate student skills in science research in field of modern and intelligent control systems. Elements and devices of computer technology and control systems is a course aimed at studying the principles of improving and creating fundamentally new elements and devices of computer technology and control systems. The course includes the following sections: "Digital electronic, elements and devices", "Sensors", "Microprocessor technology and software for microprocessor systems", "Programming logical devices ".

In the process of training, graduate students prepare for solving scientific and technical problems to create and improve the theoretical and technical base of computer technology and control systems. The main practical result of training is the willingness of graduate students to carry out scientific research to create elements and nodes of advanced computing systems with high quality and performance indicators that accelerate scientific and technological progress.

Applying computer control systems requires skills in special design techniques and professional CAD. This course familiarizes graduate students with computer control system architecture features and shapes a complete set of skills in computer devices and control system.

The course will use evaluation boards (with sensors and expressions) and measurement equipment, such as Digital oscilloscopes, multimeters etc.

1.2 Special features

The course provides an opportunity to graduate students to work personally using electronic and test equipment. The student will be able to go all the way from the emergence of a science idea to implementation by electronic devices.

1.3 Course aims and objectives

Course Aims

- The aim of the course is to teach graduate students to translate scientific ideas into practice, develop, test and debug electronic systems using computer-aided design and measuring equipment.

Course Objectives

- to familiarize graduate students with principles functioning and architectures modern computer electronic systems;
- to acquaint graduate students with the internal and external interfaces of computer - based devices;
• to teach graduate students to use computer aided tools and techniques for designing applications for computer electronic systems.

1.4 Learning outcomes

By the end of the course, graduate students will know:

• design features and applications of elements of digital electronics;
• knowledge about internal and external computer interfaces;
• technology of low and high-level programming of microprocessor systems;
• general principles and approaches to the development of applications based on VLSI.

By the end of the course, students will be able to:

• choose the most suitable class of devices for solving a scientific problem;
• develop an interface diagram for external devices and implement systems based on VLSI;
• develop software for embedded systems designed to solve scientific and practical problems;
• perform modeling, optimization and debugging of projects using CAD tools.

By the end of the course, students will possess:

• the necessary skills for the design of computing devices and systems based on electronic components using computer tools and methods.
2. Course Lecturer, Contact Information

Oleg V. Nepomnuashchiy,
Ph.D. in Engineering, Professor, Head of Computer Science Dept, School of Space and Information Technologies, Siberian Federal University.
(room ULK 3-12B) 26, Kirenskogo st, Krasnoyarsk, Russia
e-mail: ONepomnuashy@sfu-kras.ru
Google Scholar page:
https://scholar.google.ru/citations?user=JxdeoasAAAAJ&hl=ru
Additional information is available at:
https://structure.sfu-kras.ru/node/2153
Tel: +7 391 291 2931

3. Prerequisites

A background in basic electronic and programming will help in faster and better understanding of every topic. Nevertheless, each part of the course includes a short introduction of methods that are required for its study. Therefore, a graduate student without the denoted experience must be encouraged to make some additional efforts in education.
# 4. Course Outline

<table>
<thead>
<tr>
<th>Week</th>
<th>Lectures</th>
<th>Seminars/Assignments</th>
<th>Hours Lec/Lab/HA</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Semester 1</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11-18</td>
<td>Microprocessor technology and software for microprocessor systems. 8th-bits RISC microcontroller. System-on-a-chip. Digital Interfaces.</td>
<td>SoC – high – level application design. Using SoC in conjunction with sensors, LCD and power resistance.</td>
<td>8/10/54</td>
</tr>
<tr>
<td><strong>Semester 2</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10-18</td>
<td>Programming logical devices. VLSI design by CAD. Using Verilog for FPGA project design. FPGA-based Systems-on-a-Chip.</td>
<td>Combinational circuits in Verilog. Typical digital modules for FPGA designs: counters, memory, frequency divider etc. Soft-Processor Nios-II in FPGA designs. Individual project.</td>
<td>14/7/7</td>
</tr>
<tr>
<td></td>
<td>36</td>
<td>27</td>
<td>180</td>
</tr>
<tr>
<td></td>
<td>36</td>
<td>Final Exam</td>
<td></td>
</tr>
</tbody>
</table>
4.1 Course requirements

4.1.1 Web-page of the course

Course materials and required reading materials are available on the course webpage Elements and devices of computer technology and control systems. The webpage is available through the SibFU E-learning portal www.e.sfu-kras.ru. You must be logged in to access this course. https://e.sfu-kras.ru/course/view.php?id=27723

4.1.2 Required reading

The main book for this course is The Course Book. It provides students with all the information they need to master methods and tools for research in science field.

4.1.3 Course materials

The main book that will guide a student through the course is *Elements and devices of computer technology and control systems* book. It contains all of topics of this course according to the schedule. It will provide you with useful links at the end of each chapter that will help graduate students to improve their understanding of the topics.

4.1.4 Required feedbacks

Graduate students are free to contact the lecturer by email. The name of department and a number of a group should be written in the subject or in the beginning of the letter for convenience. More information on how to contact the lecturer can be found in «Lecturer information» section of this Guide.

Student’s Home or Lab Assignment reports must be attached as a separate pdf file. Student’s name and group number should be written on the first page of the file. It is recommended to insert Assembler or C code with short comments for key elements of the code. Students send this report in electronic form only before the deadline.

If necessary, the lecturer will schedule a video-conference, upon request.

4.2 Course Structure

<table>
<thead>
<tr>
<th>Learning Activities</th>
<th>Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lectures</td>
<td>36</td>
</tr>
<tr>
<td>Practice sessions / Seminars,</td>
<td>27</td>
</tr>
<tr>
<td>Self-study Assignments</td>
<td>117</td>
</tr>
<tr>
<td>Final Exam (including preparation)</td>
<td>36</td>
</tr>
<tr>
<td><strong>Total study hours</strong></td>
<td><strong>216</strong></td>
</tr>
</tbody>
</table>
### 4.3 Time schedule of the course and course outline

<table>
<thead>
<tr>
<th>№</th>
<th>Theme</th>
<th>Week</th>
<th>Learning Activities</th>
<th>Hours</th>
<th>Home Assignment and Reading</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Digital electronic</td>
<td>1-10</td>
<td><strong>Lecture 1</strong> «Basic of digital electronic» Part 1,2</td>
<td>4</td>
<td>Course Book Chapter 1. Digital electronic. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lecture 2</strong> «Digital elements and devices» Part 1,2,3</td>
<td>6</td>
<td>Course Book Chapter 2. Digital elements. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lab 1</strong> «Asynchronous combinational circuits in control systems»</td>
<td>8</td>
<td>Design and debug application according to tasks. Choose a number of tasks in Course Book annex 1-1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Home assignment 1</strong></td>
<td>54</td>
<td>Read the getting started with OrCAD. Read the books: John Morris. Digital Electronics. Charles Platt. Make Electronics – Learning by Discovery. Finish the Lab 1 and issue a report about.</td>
</tr>
<tr>
<td>2</td>
<td>Microprocessor technology</td>
<td>11-18</td>
<td><strong>Lecture 3</strong> «Microprocessors, microcontrollers and SoC» Part 1,2,3</td>
<td>6</td>
<td>Course Book: Chapter 3 Microprocessor`s systems. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lecture 4</strong> «Digital Interfaces»</td>
<td>2</td>
<td>Course Book: Chapter 4 Digital Interfaces. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td>№</td>
<td>Theme</td>
<td>Week</td>
<td>Learning Activities</td>
<td>Hours</td>
<td>Home Assignment and Reading</td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lab 2</strong> «SoC – high – level application design»</td>
<td>10</td>
<td>Design and debug application according to tasks. Choose a number of tasks in Course Book annex 1-2.</td>
</tr>
<tr>
<td>Semester 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>Sensors</td>
<td>1-9</td>
<td><strong>Lecture 5</strong> The theory of Digital to analog converters</td>
<td>2</td>
<td>Course Book: Chapter 3 Sensors 3.1 Analog vs Digital. Answer the test questions on the topic in the e-course.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lecture 6</strong> «Smart sensors»</td>
<td>2</td>
<td>Course Book: Chapter 3 Sensors 3.2 Smart Sensors. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lab 3</strong> «Digital remote control»</td>
<td>2</td>
<td>Design and debug application according to tasks. Choose a number of tasks in Course Book annex 1-3.</td>
</tr>
<tr>
<td>№</td>
<td>Theme</td>
<td>Week</td>
<td>Learning Activities</td>
<td>Hours</td>
<td>Home Assignment and Reading</td>
</tr>
<tr>
<td>----</td>
<td>-------------------------------</td>
<td>------</td>
<td>-------------------------------------------------------------------------------------</td>
<td>-------</td>
<td>---------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>4</td>
<td>Programming logical devices.</td>
<td>10-18</td>
<td><strong>Lecture 7</strong> «VLSI – based system design» <strong>Part 1-7</strong></td>
<td>14</td>
<td>Course Book: Chapter 5 VLSI. Answer the test questions on the topic in the e-course</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lab 4</strong> «Typical digital modules for FPGA designs»</td>
<td>3</td>
<td>Design and debug application according to tasks. Choose a number of tasks in Course Book annex 1-4, 1-5.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Lab 5</strong> «Processor Nios-II in FPGA applications»</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td><strong>Home assignment 4</strong></td>
<td>7</td>
<td>Read the books: Cem Unsalan, Bora Tar. Digital System Design with FPGA. Implementation Using Verilog and VHDL. M. Rafiquzzaman, Steven A. McNinch. Digital Logic. With an Introduction to Verilog and FPGA-Based Design. Finish the Lab 4,5 and issue a report about.</td>
</tr>
<tr>
<td>5</td>
<td>Final exam</td>
<td>36</td>
<td></td>
<td></td>
<td>Prepare to final exam. Preparation for answering exam questions (available at e-courses and course book). Preparation for solving control problems using the course book, main books and the e-course.</td>
</tr>
</tbody>
</table>
5. Assessment

<table>
<thead>
<tr>
<th>Assessment strategy</th>
<th>Points, max</th>
<th>Evaluation criteria</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tests</td>
<td>10</td>
<td>Test questions for lectures in the e-course</td>
</tr>
<tr>
<td>Lab works</td>
<td>40</td>
<td>Lab report</td>
</tr>
<tr>
<td>Individual Project</td>
<td>40</td>
<td>Electrical schematics, code, report on the project, presenting the project</td>
</tr>
<tr>
<td>Final exam</td>
<td>10</td>
<td>2 questions and a practical task that require preparatory reading and knowledge of the concepts explained</td>
</tr>
</tbody>
</table>

Grade policy for final assessment is:

A (excellent work) 91–100 points
B (above average work) 81–90 points
C (average work) 71–80 points
D (below average work) 50–70 points
F (failed work) < 50 points

The final exam is oral and written test. Students should be able to:

• Answer two short theoretical questions;
• Develop a general algorithm for embedded software according to the assignment;
• Write a fragment of the program to initialize the built-in nodes of the microcontroller.

6. Attendance Policy

Graduate students are expected to attend classes regularly. In case of missing an in-lab activity a student should perform additional work submitted to the instructor within a week after a class was missed.

Every topic involves an assignment. A written report on the assignment should be submitted within two weeks from the moment students received a list of problems. The final mark will rely on the same grading policy as for the final exam.
7. Required Course Participation

There are no special requirements for the course participation. The preferred type of report submission is the electronic one. Students can use the web-version of the course (link) for a better progress. All problems for solution could be found there together with text from the course book.

8. Facilities, Equipment and Software

Software:

Atmel Studio 7, Free, no license required;
The Intel® Quartus® Prime Lite Edition. Free, no license required.
Proteus Virtual System Modelling (VSM);
Microsoft Office®.

Laboratory equipment:

Atmel STK 500, STK501, STK600 Evolution board;
Arduino Uno Evolution board;
DE2-115 – Cyclone IV (EP4CE115F29C7N) Evolution board;
DE-1-SoC- Cyclone IV (5CSEMA5F31C6N) Evolution board;
Sensors, actuators and connectors – bag.

Control, testing and measuring equipment:

Digital oscilloscopes PV6501, GW Instek GDS-8205, Tektronix TPS 2024;
Multimetr ABM-4307;
Signal generator GW Instek SFG-2010.
Annex 1 Example of Self-Study Assignment

The task: Develop the FULL ADDER Using Verilog HDL.

1. Solution:

1.1 Half Adder
The truth table for a half adder is shown in Fig. 1. In this table bit a is added to bit b to produce the sum bit s and the carry bit c. Note that if we add 1 to 1 we get 2, which in binary is 10 or 0 with a carry bit. The BDE logic diagram, halfadd.bde, for a half adder is also shown in Fig. 1. Note that the sum s is just the exclusive-or of a and b and the carry c is just a & b. The Verilog program corresponding to the circuit in Fig. 1 is shown in Listing 1. A simulation of halfadd.bde is shown in Fig. 2.

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>s</th>
<th>c</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 1. Truth table and logic diagram halfadd.bde for a half-adder

Listing 1. halfadd.v

// Example 1a: halfadd
module halfadd (
    input wire a,
    input wire b,
    output wire c,
    output wire s
);
assign s = b ^ a;
assign c = b & a;
endmodule
12.2 Full Adder

When adding binary numbers we need to consider the carry from one bit to the next. Thus, at any bit position we will be adding three bits: $a_i$, $b_i$ and the carry-in $c_i$ from the addition of the two bits to the right of the current bit position. The sum of these three bits will produce a sum bit, $s_i$, and a carry-out, $c_{i+1}$, which will be the carry-in to the next bit position to the left. This is called a full adder and its truth table is shown in Fig. 3. The results of the first seven rows in this truth table can be inferred from the truth table for the half adder given in Fig. 1. In all of these rows only two 1's are ever added together. The last row in Fig. 3 adds three 1's. The result is 3, which in binary is 11, or 1 plus a carry. From the truth table in Fig. 3 we can write a sum of products expression for $s_i$ as

\[
s_i = \sim c_i \& \sim a_i \& b_i \\
\quad | \sim c_i \& a_i \& \sim b_i \\
\quad | c_i \& \sim a_i \& \sim b_i \\
\quad | c_i \& a_i \& b_i
\]  

(1)

We can use the distributive law to factor out $\sim c_i$ from the first two product terms and $c_i$ from the last two product terms in Eq. (12.1) to obtain

\[
s_i = \sim c_i \& (\sim a_i \& b_i | a_i \& \sim b_i) \\
\quad | c_i \& (\sim a_i \& \sim b_i | a_i \& b_i)
\]  

(2)

which can be written in terms of XOR and XNOR operations as
\[ si = \sim ci \land (ai \land bi) \mid ci \land \sim(ai \land bi) \] 

which further reduces to

\[ si = ci \land (ai \land bi) \] 

Fig. shows the K-map for \( ci+1 \) from the truth table in Fig. 3. The map shown in Fig. 4a leads to the reduced form for \( ci+1 \) given by

\[ ci+1 = ai \land bi \mid ci \land bi \mid ci \land ai \] 

While this is the reduced form, a more convenient form can be written from Fig. 4b as follows:

\[ ci+1 = ai \land bi \mid ci \land \sim ai \land bi \mid ci \land ai \land \sim bi \]
\[ = ai \land bi \mid ci \land (\sim ai \land bi \mid ai \land \sim bi) \]
\[ = ai \land bi \mid ci \land (ai \land bi) \] 

Figure 4. K-maps for \( ci+1 \) for full adder in Fig. 6.2

From Eqs. (4) and (6) we can draw the logic diagram for a full adder as shown in Fig. 5. Comparing this diagram to that for a half adder in Fig. 1 it is clear that a full adder can be made from two half adders plus an OR gate as shown in Fig. 6.
From Fig. 6 we can create a BDE design, fulladd.bde, as shown in Fig. 7. The Verilog program resulting from compiling this design is equivalent to that shown in Listing 2. A simulation of this full adder is shown in Fig. 8. Note that the outputs agree with the truth table in Fig. 3.

Listing 2. fulladd.v

// Example 1b: fulladd
module fulladd (  
    input wire a,  
    input wire b,  
    input wire cin,  
    output wire cout,  
    output wire s  
    ) ;  
wire c1;  
wire c2;  
wire s1;  
assign cout = c2 | c1;  

    halfadd U1  
    (      .a(a),  
      .b(b),  
      .c(c1),  
      .s(s),  
      .cin(cin),  
      .cout(cout)  
    );  

    halfadd U2  
    (      .a(a),  
      .b(b),  
      .c(c2),  
      .s(s),  
      .cin(cin),  
      .cout(cout)  
    );
```verilog
    .s(s1)
    );
    halfadd U2 (  
        .a(s1),
        .b(cin),
        .c(c2),
        .s(s)  
    );
endmodule
```

Figure 8. Simulation of the full adder in Fig. 7 and Listing 2
Annex 2 Example of Pre-Course Test Questions

2. Sensors. Purpose, main types of sensors and physical principles of operation.
4. Serial interfaces: RS232C, I2C, USB,
5. Logical elements, decoders, encoders, code converters, adders, triggers,
6. Integrated microcircuits for storage devices (ROM, RAM, EPROM). Comparative evaluation of characteristics of RAM, SRAM, EPROM
7. Microprocessor-based information processing facilities in control systems.
8. Combination nodes of the computer: decoders, encryptors, priority encryptors,
11. Electrically programmable ROM, ROM with burnout jumpers. Elements of reprogrammable ROM.
Annex 3 Outlines of Lab works

(List one. The title)

"SIBERIAN FEDERAL UNIVERSITY"
Institute of Space and Information Technologies
Department of Computer Science
Master's Degree Programs “Digital intelligent control systems”
Group No (Group identifier)

REPORT ON LABORATORY WORK No. (Number of lab)
Theme: (Theme of task).

Tutor: (Tutor’s / Lecture’s Name and Surname).

Student: (Student’s Name and Surname).

Krasnoyarsk, 2020
(List two, etc. The progress)

Main aim: *(Describe the aim of lab).*
The task: *(Describe the task of lab).*
Solution: *(short description (no more than 2-3 pages) of the problem solving process).*

Annex A Diagram(s)
*(device connection diagrams, oscillograms and graphs).*

Annex B Code(s)
*(source code Included comment).*
Annex 4 Example of Final Oral Exam Questions

1. Describe the functional composition of the simplest microprocessor system. What microprocessors system consists of? Describe the main ways of allocating address space in microprocessor systems.

2. Timers – counters of microcontrollers - review. PWM timer mode. Give an example of choose the frequency and duty cycle pulses in PWM mode.